• Western Digital Reveals SweRV RISC-V Core, Cache Coherency over Ethernet Initiative

    4 days ago - By Anand Tech

    Western Digital this week made three important announcements concerning its RISC-V-based processor initiative launched last year. The company introduced its own SweRV general-purpose core, its OmniXtend cache coherency over Ethernet technology, and the open-sourced SweRV Instruction Set Simulator. Western Digital expects that the hardware and software will be used for various solutions aimed at Big Data and Fast Data applications, including flash controllers and SSDs.
    Western Digital's RISC-V SweRV core is a 32-bit in-order core featuring a 2-way superscalar design and a nine-stage...
    Read more ...